PRESS RELEASE: The Patent Office, Government of India has granted IIT Indore a patent for memory design.

The Indian patent office has granted IIT Indore patent on "P-N tuned Differential 8T Static Random Access Memory (SRAM) cell". The invention relates generally to integrated circuits, and more particularly to ultra-low power SRAM. In order to reduce the power consumption in a memory cell array, supply voltage scaling is the most preferred way. Supply voltage scaling enables the operation in sub-threshold regime, wherein there will be minimum power consumption by the circuit. It is achieved by selecting the supply voltage below the threshold voltage of the metal-oxide-semiconductor field-effect-transistor (MOSFET) device used. Supply voltage scaling through VLSI design comes with the constraints such as apparent loss in Static Noise Margin (SNM), current fluctuations, restraining the number of cells that may be connected to a single bit-line. The invention reduces the read-disturb and improve the write-ability of SRAM cell so as to operate the same more efficiently in ultra-low power operations. This invention also enhances the immunity of SRAM cell with process-voltagetemperature variations in sub-threshold region. This is achieved by cutting the feedback and restricting the current through true storage node to ground, thereby improving the writeability and write speed of 8T SRAM cell allows setting a common write pulse width, improving writing speed. The absence of direct disturbance on true storage node during read operation, results in the reduction of failure probability under inter or intra die variations. This novel SRAM cell will enable the designers to build a robust memory array.

Patent details

Title: P-N TUNED DIFFERENTIAL 8T STATIC RANDOM ACCESS MEMORY (SRAM) CELL Patent No.: 406860 Application No.: 2860/MUM/2015 Date of Filing: 28/07/2015 Patentee: Indian Institute of Technology Indore Inventor(s): KUSHWAH CHANDRABHAN, VISHVAKARMA SANTOSH KUMAR Contact Details

Contact Person: Dr Chandrabhan Kushwah and Dr. Santosh Kumar Vishvakarma

Institution: Indian Institute of Technology Indore

Email Address: skvishvakarma@iiti.ac.in

Website URL: http://ee.iiti.ac.in/

Patent Certificate



About the inventors

Dr. Chandrabhan Singh Kushwah is Postdoctoral Researcher at University of Manchester, United Kingdom, working on artificial neural network chip design for FORTE project. He was developing implantable wireless Adaptive Pacemaker system for H2020 project CResPace- for Chronic Cardiorespiratory Disease at University of Bath, UK. He has contributed to the field of Bioinspired VLSI design and SRAM optimisation at University of York, UK. At IBM he invented novel SRAM architecture as a PhD fellow. He has given his services as guest lecturer at NIT Hamirpur and SGSITS Indore, India. He has earned his PhD from Indian Institute of Technology Indore where he was involved in designing Ultralow Power SRAM. Dr. Santosh Kumar Vishvakarma is a Professor in the Department of Electrical Engineering, Indian Institute of Technology Indore, MP. He is engaged in teaching and research in the area of Energy-Efficient and Reliable SRAM Memory Design, Enhancing Performance and Configurable Architecture for DNN Accelerators, SRAM-based In-Memory Computing Architecture for Edge AI, Reliable, Secure Design for IoT Application, Design for Reliability. Dr. Vishvakarma obtained a Ph.D. degree on the topic from Microelectronics and VLSI Group, Department of Electronics and Computer Engineering, Indian Institute of Technology, Roorkee (IITR) in 2010.



